The increasing demand for high performance, battery-operated, system-on-chip (SoC) 
INTRODUCTION
It's no secret that power is emerging as the most critical issue in system-on-chip(SoC)design today. Power management is becoming an increasingly urgent problem for almost every category of design. Some key principles of low power design are using of lowest possible supply voltage, using the smallest geometry, highest frequency device but operating them at lowest possible frequency, power management by disconnecting the power source when the system is idle.
Voltage gain of the amplifier typically depends on the load resistor and other parameters that may vary considerably with temperature or process. Variation with process means that circuits fabricated in different "batches" exhibit somewhat different characteristics [1] .
INVERTING AMPLIFIER IN ±5V
The non-inverting amplifier consists of an op amp and a voltage divider that returns a fraction of the output voltage to the inverting input.
Vin2={R2/(R1+R2)}*Vout
(1) Figure-1 shows the above arrangement where both the theoretical value and simulated value are matched. In the following figure multimeter-XMM1 and XMM2 is used to show the corresponding output.
Fig-1: Schematic of Non-inverting amplifier
In the above figure Vin2 is the input voltage at the inverting terminal and Vin1 is the input voltage at the non-inverting terminal and it is clear that Vin1≈ Vin2.
OUTPUT VOLTAGE IN ±5V
The circuit arrangement is shown in figure-2 where the values of the resistances are chosen to get the output voltage in ±5V. Here also it is observed that the both the theoretical value and simulated value are matched. Here the output voltage comes from the equation:
_______________________________________________________________________________________
Using the value of the resistors used n the above circuit the theoretical value for the output voltage should come 2 V.
From the simulator using oscilloscope also 2 V output voltage is obtained and it is shown in the figure-3.
Fig-3: Simulated output voltage in ±5V

INPUT OFFSET VOLTAGE IN ±5V
Input off-set voltage is defined as the output off-set voltage divided by the gain of the amplifier when difference in the input offset voltage is zero [2] . The internal circuit of the opamp experiences random asymmetries during fabrication and packaging. The bipolar transistor sensing two inputs may display slightly different base-emitter voltages. Input off-set voltage is the voltage which when applied to the input of the op-amp the output should be zero. But if no voltage is applied to the input of the op-amp, then in that condition the measured output voltage is the offset voltage of that op-amp due to input bias current of the op-amp. Figure-4 shows the arrangement for measuring offset voltage.
Fig-4: Schematic of Input offset voltage measurement
Input offset voltage comes from the equation:
In the above equation assuming the value of Vio=1mv, the output should come 1.05mv theoretically. In simulator the output is coming 1.1mv. Near about both the values are matched here also.
INPUT BIAS CURRENT AND INPUT OFFSET CURRENT IN ±5V
Op-amp implemented in bipolar technology draws a base current from each input. The external circuit arrangement for measuring input bias current and input offset current is shown in figure-5.
Fig-5: Schematic Of Input bias current and offset current measurement
Here R3 is chosen such that R3=R2||R1. R3 is called as offset minimizing resistor as input bias current can be minimized by selecting R3=R2||R1. Even if the input offset current is not zero, the effect of input bias current can be minimized by incorporating resistor R3. In experimental set up it is observed that offset voltage is 1mV. Here for measurement of input bias current value of R2 is chosen to 
and input offset current :
Theoretically from the set up, 100IB1+5000IB1=1.024.So the value of IB1 =200nA.Using simulator the value of IB1 is obtained as 198.843nA. The value of input offset current is 140.97nA.
COMMON MODE REJECTION RATIO
Common -mode rejection ratio (CMRR) is defined in several essential equivalent ways by various manufacturers [3] .Common mode rejection ratio measures how the output changes in response to the change in common-mode input level. A high CMRR is important in application where the signal of interest is represented by a small voltage fluctuations superimposed on a(possibly large) voltage offset, or when relevant information is contained in the voltage difference between two signals [4] .CMRR is defined in terms of differential gain and common mode gain as:
Or, CMRR=20*log (Ad)-20*log (|Ac|)
The experimental set up for determining CMRR is shown in figure-6.
Fig-6 : Schematic of CMRR measurement
From the experimental set up it is clear that the signal at pin 2 or pin 3 is essentially common -mode signal VC, where
From the experimental set up it is clear that R1>R2 & R3>R4. Also it is clear that R1=R3 & R2=R4.
Voltage across R2 is:
and voltage across R1 is:
Here Vi is voltage across pin no 2 and 3.Now equating current through resistor R1 and R2 and assuming R2=R4 and R1=R3, it is obtained that:
It is known that:
And then Ad/Ac =R1/R2 [V1/VO] = CMRR
In the figure-6, to show the CMRR plot in dB , bode plotter has been used. Here theoretical value is coming approximately 66 dB where using simulator from the plot we are getting value of 70dB. For this CMRR measurement purpose AC analysis is made. The CMRR plot in db is shown in figure-7.
Fig-7: Plot of CMRR measurement in dB
Here to maintain LM741C datasheet specification value of source resistances (R2, R4) is taken 10KΩ, as mentioned in datasheet specification. 
POWER CONSUMPTION
SIMULATION RESULT
In this paper all the values of resistors has chosen to meet datasheet specification of LM741C IC. Using Power Consumption --------------665 µW-3 mW (for DC sweep of -3 V to + 3 V)
CONCLUSION
In this paper an overview of the challenges imposed by the use of ±5V is presented. Analysing the above results and circuit arrangement it is clear that op-amp retain its characteristics in ±5V and thus work properly. So, instead of using ±15V, if ±5V is used, then power consumed by the circuit will be less and this less consumed power will increase the number of transistors on a chip.
